

Notice of References Cited	Application/Control No. 10/056,343		Applicant(s)/Patent Under Reexamination BHATTACHARYA ET AL.	
	Examiner Phallaka Kik		Art Unit 2825	Page 1 of 4

U.S. PATENT DOCUMENTS

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Name	Classification
*	A	US-5,898,595	04-1999	Bair et al.	716/2
*	B	US-5,031,111	07-1991	Chao et al.	716/7
*	C	US-6,594,808	07-2003	Kale et al.	716/8
*	D	US-6,321,367	11-2001	Chun et al.	716/8
*	E	US-6,148,433	11-2000	Chowdhary et al.	716/1
*	F	US-6,473,881	10-2002	Lehner et al.	716/2
*	G	US-5,394,338	02-1995	Shinohara et al.	716/11
*	H	US-5,140,526	08-1992	McDermith et al.	705/28
*	I	US-6,611,943	08-2003	Shibata et al.	716/1
*	J	US-6,574,779	06-2003	Allen et al.	716/1
*	K	US-6,567,971	05-2003	Banzhaf et al.	716/18
*	L	US-6,282,695	08-2001	Reddy et al.	716/18
*	M	US-6,275,973	08-2001	Wein, Enno	716/10

FOREIGN PATENT DOCUMENTS

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Country	Name	Classification
	N					
	O					
	P					
	Q					
	R					
	S					
	T					

NON-PATENT DOCUMENTS

*		Include as applicable: Author, Title Date, Publisher, Edition or Volume, Pertinent Pages)			
	U	Dutt et al., "Bridging high-level synthesis to RTL technology libraries", Proceedings of the 28th ACM/IEEE Design Automation Conference, Jun. 17, 1991, pp. 526-529.			
	V	Dutt, "Legend: a language for generic component library description", IEEE Comput. Soc. Press, 1990 International Conference on Computer Languages, Mar. 12, 1990, pp. 198-207.			
	W	Asdjodi, "ELL: Extendable Library Language", IEEE Comput. Soc. Press, Proceedings of the Twenty-Third Annual Hawaii International Conference on System Sciences, vol. 2, Jan. 2, 1990, pp. 257-266.			
	X	Sait et al., "Design of a cell library for formal high level synthesis", IEEE, Proceedings of the 7th Mediterranean Electrotechnica Conference, Apr. 12, 1994, vol. 3, pp. 1238-1241.			

*A copy of this reference is not being furnished with this Office action. (See MPEP § 707.05(a).)
Dates in MM-YYYY format are publication dates. Classifications may be US or foreign.

Notice of References Cited	Application/Control No. 10/056,343		Applicant(s)/Patent Under Reexamination BHATTACHARYA ET AL.	
	Examiner Phallaka Kik		Art Unit 2825	Page 2 of 4

U.S. PATENT DOCUMENTS

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Name	Classification
*	A	US-6,066,178	05-2000	Bair et al.	716/2
*	B	US-6,704,917	03-2004	Curran et al.	716/11
*	C	US-5,960,184	09-1999	Cleereman et al.	716/3
*	D	US-2003/0177455	09-2003	Kaufman et al.	716/2
*	E	US-6,591,407	07-2003	Kaufman et al.	716/10
*	F	US-6,031,980	02-2000	Oota, Hiroshi	716/8
*	G	US-5,689,432	11-1997	Blaauw et al.	716/18
	H	US-			
	I	US-			
	J	US-			
	K	US-			
	L	US-			
	M	US-			

FOREIGN PATENT DOCUMENTS

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Country	Name	Classification
	N					
	O					
	P					
	Q					
	R					
	S					
	T					

NON-PATENT DOCUMENTS

*		Include as applicable: Author, Title Date, Publisher, Edition or Volume, Pertinent Pages)			
	U	Foo et al., "Databases and cell-selections algorithms for VLSI cell libraries", IEEE Comput. Soc., vol. 23, No. 2, Feb. 1990, pp. 18-30.			
	V	Rao et al., "On clustering for maximal regularity extraction", IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 12, No. 8, Aug. 1993, pp. 1198-1208.			
	W	Veselinovic et al., "A flexible topology selection program as part of an analog synthesis system", IEEE Comput. Soc. Press, Proceedings of the European Design and Test Conference, Mar. 6, 1995, pp. 119-123.			
	X	Herbert, "An integrated design and characterization environment for the development of a standard cell library", Proceedings of the IEEE 1991 Custom Integrated Circuits Conference, 12 May 1991, pp. 25.6/1-25.6/5.			

*A copy of this reference is not being furnished with this Office action. (See MPEP § 707.05(a).)
Dates in MM-YYYY format are publication dates. Classifications may be US or foreign.

Notice of References Cited	Application/Control No. 10/056,343	Applicant(s)/Patent Under Reexamination BHATTACHARYA ET AL.	
	Examiner Phallaka Kik	Art Unit 2825	Page 3 of 4

U.S. PATENT DOCUMENTS

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Name	Classification
	A	US-			
	B	US-			
	C	US-			
	D	US-			
	E	US-			
	F	US-			
	G	US-			
	H	US-			
	I	US-			
	J	US-			
	K	US-			
	L	US-			
	M	US-			

FOREIGN PATENT DOCUMENTS

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Country	Name	Classification
	N					
	O					
	P					
	Q					
	R					
	S					
	T					

NON-PATENT DOCUMENTS

*		Include as applicable: Author, Title Date, Publisher, Edition or Volume, Pertinent Pages)
	U	Kurosawa et al., "Automation of user-specific ASIC library development", IEEE, Proceedings of the Fourth Annual IEEE International ASIC Conference and Exhibit, Sep. 23, 1991, pp. P14-7/1-5.
	V	Tsareff et al., "An expert system approach to parameterized module synthesis", IEEE Circuits and Devices Magazine, vol. 4, No 1, Jan. 1988, pp. 28-36.
	W	Royals et al., "Creating the IC palette (ASIC design)", IEEE Comput. Soc., First international Workshop on Rapid System Prototyping: Shortening the Path from Specification to Prototype, Jun. 4, 1990, pp. 76-86.
	X	Neubert et al., "Top-down knowledge acquisition", IEEE Comput. Soc. Press, Proceedings of the Second International Conference on Expert Systems for Development, Mar. 28, 1994, pp. 108-113.

*A copy of this reference is not being furnished with this Office action. (See MPEP § 707.05(a).)
Dates in MM-YYYY format are publication dates. Classifications may be US or foreign.

Notice of References Cited	Application/Control No. 10/056,343	Applicant(s)/Patent Under Reexamination BHATTACHARYA ET AL.	
	Examiner Phallaka Kik	Art Unit 2825	Page 4 of 4

U.S. PATENT DOCUMENTS

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Name	Classification
	A	US-			
	B	US-			
	C	US-			
	D	US-			
	E	US-			
	F	US-			
	G	US-			
	H	US-			
	I	US-			
	J	US-			
	K	US-			
	L	US-			
	M	US-			

FOREIGN PATENT DOCUMENTS

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Country	Name	Classification
	N					
	O					
	P					
	Q					
	R					
	S					
	T					

NON-PATENT DOCUMENTS

*		Include as applicable: Author, Title Date, Publisher, Edition or Volume, Pertinent Pages)
	U	Rao, "An open environment for standard cell and gate array library development", IEEE Comput. Soc. Press, Proceedings of EURO ASIC '92, Jun. 1, 1992, pp. 72-77.
	V	Rehani et al., "A framework for building cell libraries with novel devices", IEEE, vol. 1, Jan. 1, 1994, pp. 432-436.
	W	Lin et al., "Delay and area optimization in standard-cell design", IEEE, 27th ACM/IEEE Design Automation Conference, Jun. 24 1990, pp. 349-352.
	X	

*A copy of this reference is not being furnished with this Office action. (See MPEP § 707.05(a).)
Dates in MM-YYYY format are publication dates. Classifications may be US or foreign.